vault backup: 2025-03-27 15:28:02
This commit is contained in:
parent
b6a5b87081
commit
4c9ca672ab
@ -62,6 +62,16 @@ bits (3-4 bits per batch). This controller will estimate the state of the system
|
||||
at this partial-sample, and combined with the current ADC readout, perform control.
|
||||
|
||||
For a plant, I plan to use the case of a read head on a hard disk drive. Hard
|
||||
disk drives require extreme precision to operate properly
|
||||
*explain how SAR updates registers continuously for some devices. perhaps we can use first couple bits with a state estimator to make a guess what the final value will be and do control. then as we get mroe info, and with our model of the system, we can correct for how wrong we were*
|
||||
disk drives require extreme precision to operate properly, and as such would
|
||||
benefit from an extremely high speed control system. In my problem, I will model
|
||||
this system as controlling the radial position of the read head, while modeling
|
||||
the inertia of the read head apparatus and motor dynamics. In addition to these
|
||||
effects, I will introduce a high frequency disturbance that represents turbulent
|
||||
fluid interacting with the drive head, pushing it off of its ideal position.
|
||||
The block diagram of this system is expressed in figure~\ref{fig}.
|
||||
|
||||
If this project is successful, the higher inter-sample controller will have a
|
||||
lower average error between the real head position and desired head position
|
||||
when compared to the controller using only full ADC sampling.
|
||||
|
||||
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user